

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	. FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/813,615	03/31/2004	Simon Knowles	66365-020	3818
	7590 10/09/200° , WILL & EMERY	EXAMINER		
600 13th Street	, N.W.	FENNEMA, ROBERT E		
Washington, DC 20005-3096			ART UNIT	PAPER NUMBER
			2183	
			MAIL DATE	DELIVERY MODE
			10/09/2007	·PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	*	
	1	>
_	_	

	Application No.	Applicant(s)				
	10/813,615	KNOWLES, SIMON				
Office Action Summary	Examiner	Art Unit				
	Robert E. Fennema	2183				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1)⊠ Responsive to communication(s) filed on 07 Au	igust 2007.	•				
	action is non-final.					
·=	☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims	·	·				
4) ☐ Claim(s) 1-21 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-21 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9) The specification is objected to by the Examiner. 10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
Applicant may not request that any objection to the						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119	•					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4)					
3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 12/11/2006.	atent Application					

Application/Control Number: 10/813,615 Page 2

Art Unit: 2183

DETAILED ACTION

1. Claims 1-21 have been considered.

Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 3. Claims 1, 2, 7, 11, 14-16 and 18-21 are rejected under 35 U.S.C. 102(e) as being anticipated by Kahle et al. (United States Patent Application Publication 2005/0044434, herein Kahle).
- 4. As per Claim 1, Kahle teaches: A computer processor, the processor comprising: a decode unit for decoding instruction packets fetched from a memory holding a sequence of instruction packets (¶0016); and

first and second processing channels, each channel comprising a plurality of functional units, wherein the first processing channel is capable of performing control operations and comprises a control register file having a first bit width (¶0016; Figure 1, item 26), and the second processing channel is capable of performing data processing

operations at least one input of which is a vector and comprises a data register file having a second bit width (¶0016; Figure 1, items 20, 28, 30, 32 and 34);

wherein the decode unit is operable to detect for each instruction packet whether the instruction packet defines (i) a plurality of only control instructions to be executed sequentially on the first processing channel or (ii) a plurality of instructions comprising at least one data processing instruction to be executed simultaneously on the second execution channel, and to control the first and second channels in dependence on said detection (It is inherent that instructions are issued to the proper functional unit based on opcode).

- 5. As per Claim 2, Kahle teaches: A computer processor according to claim 1, wherein the first processing channel further comprises a branch unit and a control execution unit (¶0016).
- 6. As per Claim 7, Kahle teaches: A computer processor according to claim 1, wherein the instruction packets are all of equal bit length (¶0005).
- 7. As per Claim 11, Kahle teaches: A computer processor according to claim 7, wherein the nature of each instruction in an instruction packet is selected at least from a control instruction, a data instruction, and a memory access instruction (¶0016).

Art Unit: 2183

8. As per Claim 14, Kahle teaches: A computer processor according to claim 1, wherein when the decode unit detects that the instruction packet defines three control instructions, the decode unit is operable to supply the first processing channel with the three control instructions whereby the three control instructions are executed sequentially (PowerPC dispatches 5 instructions at a time in sequential order. In the occurrence of three control instructions being present in this group, the decode unit (issue unit) will dispatch the instructions to the control unit (Figure 1, item 26)).

Page 4

- 9. As per Claim 15, Kahle teaches: A computer processor according to claim 1, wherein when the decode unit detects that the instruction packet defines two instructions comprising at least one data instruction, the decode unit is operable to supply the second processing channel with at least the data instruction whereby the two instructions are executed simultaneously. (PowerPC dispatches 5 instructions at a time in sequential order. In the occurrence of two VMX instructions being present in this group, the decode unit (issue unit) will dispatch the instructions to the VMX unit (Figure 1, items 20, 28, 30, 32 and 34))
- 10. As per Claim 16, Kahle teaches: A computer processor according to claim 1, wherein the decode unit is operable to read the values of a set of designated bits at predetermined bit locations in each instruction packet of the sequence (Based on the definition of an instruction set architecture, it is inherent that the decode unit will read bits in predetermined bit locations in the instruction packet; the decoder has to

Application/Control Number: 10/813,615 Page 5

Art Unit: 2183

determine what instructions are in the packet, this is done by reading the opcodes.), to determine:

a) whether the instruction packet defines a plurality of only control instructions or a plurality of instructions of which at least one is a data instruction (In reading the opcodes the decoder will determine whether the instruction packet defines a plurality of control instructions or a plurality of instructions of which at least one is a data instruction); and

- b) where the instruction packet defines a plurality of instructions of which at least one is a data instruction, the nature of each of the two instructions selected from: a control instruction; a data instruction; and a memory access instruction (¶0016).
- 11. As per Claim 18, Kahle teaches: A method of operating a computer processor which comprises first and second processing channels each comprising a plurality of functional units, wherein the first processing channel comprises a control register file having a first bit width and the second processing channel comprises a data register file having a second bit width (¶0016), the method comprising:

decoding an instruction packet to detect whether the instruction packet defines a plurality of only control instructions of equal length or two instructions comprising at least one data instruction, at least one of which is a vector (In reading the opcodes the decoder will determine whether the instruction packet defines a plurality of control instructions of equal length or two instructions comprising at least one data instruction, at least one of which is a vector);

Art Unit: 2183

when the instruction packet defines a plurality of control instructions of equal length, supplying the control instructions to the first processing channel whereby the control instructions are executed sequentially (PowerPC dispatches 5 instructions at a time in sequential order. In the occurrence control instructions being present in this group, the decode unit (issue unit) will dispatch the instructions to the control unit (Figure 1, item 26)); and

when the instruction packet defines a plurality of instructions comprising at least one data instruction, supplying at least the data instruction to the second processing channel whereby the plurality of instructions are executed simultaneously (PowerPC dispatches 5 instructions at a time in sequential order. In the occurrence of VMX instructions being present in this group, the decode unit (issue unit) will dispatch the instructions to the VMX unit (Figure 1, items 20, 28, 30, 32 and 34)).

12. As per Claim 19, Kahle teaches: A computer-readable medium comprising a sequence of instruction packets,

said instruction packets including a first type of instruction packet comprising a plurality of only control instructions of equal length and a second type of instruction packet comprising a plurality of instructions including at least one data instruction (PowerPC does not place limitations on the contents of its packets. These scenarios are covered by the architecture.),

wherein the computer-readable medium is adapted to run on a computer such that the first type of instruction packet is executed by a dedicated control processing

Art Unit: 2183

channel, and the at least one data instruction of the second instruction packet is executed by a dedicated data processing channel, the dedicated control processing channel having a first bit width than the dedicated data processing channel (¶0016).

While Kahle does not explicitly disclose a computer-readable medium, such is inherent since the processor is useless without having program code to run on it.

13. As per Claim 20, Kahle teaches: A method of operating a computer processor which comprises first and second processing channels each comprising a plurality of functional units, wherein the first processing channel comprises a control register file having a first bit width and the second processing channel comprises a data register file having a second bit width (¶0016), the method comprising:

fetching a sequence of instruction packets from a program memory, all of said instruction packets containing a set of designated bits at predetermined bit locations sequence (Based on the definition of an instruction set architecture, it is inherent that the decode unit will read bits in predetermined bit locations in the instruction packet; the decoder has to determine what instructions are in the packet, this is done by reading the opcodes.);

decoding each instruction packet, said decoding step including reading the values of said designated bits to determine:

a) whether the instruction packet defines a plurality of only control instructions or a plurality of instructions of which at least one is a data instruction (In reading the opcodes the decoder will determine whether the instruction packet defines a plurality of

control instructions or a plurality of instructions of which at least one is a data instruction); and

b) where the instruction packet defines a plurality of instructions of which at least one is a data instruction, the nature of each of the two instructions selected from: a control instruction; a data instruction; and a memory access instruction (¶0016).

14. As per Claim 21, Kahle teaches: A computer-readable medium comprising a sequence of instruction packets,

said instruction packets including a first type of instruction packet comprising a plurality of control instructions of substantially equal length and a second type of instruction packet comprising first and second instructions including at least one data instruction (PowerPC does not place limitations on the contents of its packets. These scenarios are covered by the architecture.),

said instruction packets including at least one indicator bit at a designated bit location within the instruction packet, wherein the computer-readable medium is adapted to run on a computer such that said indication bit is adapted to cooperate with a decode unit of the computer to designate whether (Based on the definition of an instruction set architecture, it is inherent that the decode unit will read bits in predetermined bit locations in the instruction packet; the decoder has to determine what instructions are in the packet, this is done by reading the opcodes.):

a) the instruction packet defines a plurality of only control instructions or a plurality of instructions of which at least one is a data instruction (In reading the opcodes

the decoder will determine whether the instruction packet defines a plurality of control instructions or a plurality of instructions of which at least one is a data instruction); and

b) in the case when there is a plurality of instructions comprising at least one data instruction, the nature of each of the first and second instructions selected from: a control instruction; a data instruction; and a memory access instruction (¶0016).

While Kahle does not explicitly disclose a computer-readable medium, such is inherent since the processor is useless without having program code to run on it.

Claim Rejections - 35 USC § 103

- 15. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 16. Claims 3, 4 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kahle, in view of "Unifying FPGAs and SIMD Arrays" by Bolotski et al. (herein Bolotski).
- 17. As per Claim 3, Kahle teaches The computer processor according to claim 1, wherein the second processing channel further comprises a fixed data execution unit (¶0016), but fails to teach:

the second processing channel containing a configurable data execution unit.

Bolotski teaches a system that can simulate SIMD and configurable operations on the same unit, which can be subdivided into SIMD, and configurable units (Bolotski: §4).

Bolotski comments on the benefits of combining a SIMD and configurable unit, including reducing cost by not duplicating logic (Bolotski: §4.1).

The advantages of configurable units are well known in the art (Bolotski: §1).

Therefore, it would have been obvious to one of ordinary skill in the pertinent art to apply a configurable unit to Kahle by modifying the VMX as in Bolotski to do the tasks of SIMD operations as well as configurable operations.

- 18. As per Claim 4, Bolotski teaches: A computer processor according to claim 3, wherein the fixed data execution unit and the configurable data execution unit both operate according to a single instruction multiple data format (§4).
- 19. As per Claim 17, Kahle teaches: A computer processor according to claim 3, wherein the configurable data execution unit is capable of executing more than two consecutive operations on the data provided by a single issued instruction before returning a result to a destination register file.

One of ordinary skill in the pertinent art would have recognized that this is a simple accumulate function that would be easily programmable in configurable logic.

Application/Control Number: 10/813,615 Page 11

Art Unit: 2183

20. Claims 5 and 6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kahle, in view of Fuller (USPN 5,423,051).

21. As per Claim 5, Kahle does not teach the computer processor according to claim 1, wherein the first and second processing channels share a load store unit while Fuller does (Fuller: Figure 6).

Such would have been obvious to one of ordinary skill in the pertinent art at the time of the applicant's invention since sharing hardware precludes the need to duplicate it, which saves power and die space.

- 22. As per Claim 6, Fuller teaches: A computer processor according to claim 5, wherein the load store unit uses control information supplied by the first processing channel and data supplied by the second processing channel (Figure 6).
- 23. Claims 8-10, 12 and 13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kahle.
- 24. These claims recite limitations of the bit lengths of various instructions and packets.

While Kahle may not teach the recited lengths, such modifications would have been obvious to one of ordinary skill in the pertinent art at the time of the applicant's invention. Making a bit length longer or shorter is done for multiple reasons well known

in the art. For example, Kahle points out the advantages of longer bit lengths, including increased precision (Kahle: ¶0006). Further, shortening a bit length has known advantages, such as saving storage space and reducing complexity of logic.

If it was advantageous to lengthen or shorten the bit lengths in Kahle for various reasons, one of ordinary skill in the pertinent art would have recognized that it would have been simple to do so.

Further, it has been found that a change in size does not produce a patentable distinction. In re Rose, 220 F.2d 459, 105 USPQ 237 (CCPA 1955) (Claims directed to a lumber package "of appreciable size and weight requiring handling by a lift truck" where held unpatentable over prior art lumber packages which could be lifted by hand because limitations relating to the size of the package were not sufficient to patentably distinguish over the prior art.); In re Rinehart, 531 F.2d 1048, 189 USPQ 143 (CCPA 1976) ("mere scaling up of a prior art process capable of being scaled up, if such were the case, would not establish patentability in a claim to an old process so scaled." 531 F.2d at 1053, 189 USPQ at 148.).

Response to Arguments

1. Applicants first argument is in regard to arguing the inherency of a decoder unit being able to send instructions to the appropriate functional unit for execution. Applicant has taken the art used as evidence, Sharangpani, and misinterpreted the reference and the art to argue their case. Examiner asserts that it is inherent that all decoders route instructions to the appropriate functional units. Applicant has attempted to argue that

Page 13

Art Unit: 2183

Sharangpani only routes a single instruction to the appropriate processing unit, and because he does not mention instruction packets with multiple instructions, that this inherency is somehow overcome. However, it is inherent that decoders send instructions to the appropriate functional units, otherwise, every machine which has ever had instruction packets with multiple instructions would fail to operate, and given that there have been dozens or hundreds of these machines over the last several decades, Examiner is not persuaded by Applicant's remarks that this is not an inherency. If Applicant wants to continue to assert that it is not inherent that a decoder can send instructions to the appropriate functional units, Examiner requests evidence of this assertion, as it appears to be contrary to the art as a whole, and would render multiple prior art machines inoperable. Additionally, one of ordinary skill in the art should be able to recognize that if Sharangpani's decoder can forward one instruction to the appropriate functional unit, that it would be more than capable of doing so for multiple instructions.

Examiner would also like to strongly suggest that the Applicant amend the claims to help distinguish the claimed invention over the prior art, instead of arguing inherencies that will not advance prosecution of the case, and will only delay any possible allowance in the future.

2. Applicant has also made arguments regarding Kahle, and what can be in each instruction packet (Applicant has argued that Kahle cannot have a packet with only control instructions). However, this is a most argument, as the claim language only

requires that the decode unit is operable to detect what is in the instruction, and because it is inherent that the decoder be able to recognize what instructions are, if it can identify one control instruction, it can identify any number of control instructions, thus the claim limitation is met.

3. Applicant has also argued that it is well known that a vector unit is only capable of executing one instruction simultaneously. First of all, Examiner does not believe that the Applicant can make an assertion such as this, as there are many types of vector units which exist, and to make a blanket assumption that all vector units can only execute one instruction simultaneously without any evidence to back up this claim is not persuasive, and the Examiner would argue that the exact opposite is true, that it is well known in the art that there are vector units which can execute multiple instructions simultaneously, it is a concept called superscalar processing, which has been well known in the art for decades. Additionally, what was originally intended by the statement that "the mere presence of a vector unit shows that Kahle is capable of executing multiple instructions simultaneously" (at least from Examiners understanding of the past case and the art, as the previous Examiner made these arguments) is directed towards something different than what Applicant is trying to argue. What the previous Examiner intended by this remark is that the presence of the vector unit does show that Kahle is capable of executing multiple instructions simultaneously, because there are multiple functional units, and the vector unit operates simultaneously with the scalar unit, and the other units indicated in Kahle. If the claim is interpreted to read that the data instruction

is executed on the second execution channel simultaneously with the other channel, then Kahle reads on the claim language, however, even if this interpretation would be invalid, Examiner believes that Kahle still teaches the limitation, as even the vector unit has multiple functional units able to be used together simultaneously, as can be clearly seen in Figure 1.

4. Applicant has additionally made arguments in regards to Claim 16, however, the Examiners response is very similar to the response above. Applicant is only claiming that the decoder is capable of determining what instructions are in an instruction packet, which is inherent in every single computer processor ever created. The additional limitations argued by the Applicant, such as being able to identify the instructions by examining a single bit does not have support in the claims, thus is moot.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Robert E. Fennema whose telephone number is (571) 272-2748. The examiner can normally be reached on Monday-Friday, 8:45-6:15.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Robert E Fennema Examiner Art Unit 2183

RF

EDDIE CHAN VISORY PATENT EX

TECHNOLOGY CENTE!